The PyNN module for the FACETS waferscale neuromorphic hardware system pyNN.hardware.stage2 (& stage1)

### Eric Müller

http://www.kip.uni-heidelberg.de/vision/ Kirchhoff Institute for Physics, University of Heidelberg

2009-10-09

Eric Müller

FACETS CodeJAM #3 - pyNN.hardware.stageX

2009-10-09 1 / 28



- **384** gLIF neurons,  $\sim$  98 k synapses
- highly accelerated operation (speed-up 10<sup>4</sup> - 10<sup>5</sup>)
- long- and short-term plasticity
- mapping biological ⇔ hardware value domain
- remote access, configurable neuron and synapse parameters
- measurable: spike output, membrane potential, weights

Schemmel et al.: Modeling Synaptic Plasticity within Networks of Highly Accelerated I&F Neurons, ISCAS 2007

# Software status

- pyNN.hardware.stage1:
  - procedural PyNN interface
  - object-oriented PyNN interface
  - simple check of hardware constraints
- up & running
- experiments ....

Recurrent network dynamics

## Recurrent network dynamics

- Daniel Brüderle<sup>a</sup> & Jens Kremkow<sup>b</sup>
- compare the Stage 1 hardware system to a simulator
- systematical parameter sweep to generate different states of network activity
- e.g. this recurrent network architecture

<sup>a</sup>University of Heidelberg <sup>b</sup>CNRS, Marseille, France

Eric Müller



C	4	_			~
0	L	d	ι	u	5

Recurrent network dynamics

## Firing rate



5 / 28





Nest





Eric Müller

FACETS Code JAM #3 - pyNN.hardware.stageX

2009-10-09 6 / 28











#### Self-Stabilizing Network Architectures

# Self-Stabilizing Network Architectures

- Johannes Bill<sup>a</sup> & Klaus Schuch<sup>b</sup>
- inspired by Sussillo et al., 2007
- excitatory population P<sub>e</sub>
  comprising N<sub>e</sub> = 144 neurons
- inhibitory population P<sub>i</sub>
  consisting of N<sub>i</sub> = 48 neurons
- interconnected via depressing and facilitating synapses – see schematic

<sup>a</sup>University of Heidelberg/TU Graz  ${}^{b}$ TU Graz



#### Goals

#### Self-Stabilizing Network Architectures



HW

### PC-SIM

FACETS CodeJAM #3 - pyNN.hardware.stageX

Status	Experiments	Goals
	000000	

### Goals

- comparing simulators and real hardware implementation
  - chip specification, debugging
- cooperation with external users
  - non-expert usability  $\Rightarrow$  PyNN

# FACETS Hardware Stage 2



### first HICANN<sup>a</sup> chip prototype produced

- $\blacksquare \sim 110\,\mathrm{k}$  hw-synapses,
  - $\leq$  512 AdEx neurons
  - $\#_{inputs} \times \#_{neurons} = \#_{hwsynapses}$
- Iong- and short-term plasticity
- accelerated operation (speed-up 10<sup>4</sup>)
- $\blacksquare$  wafer system (2010?):  $\sim$  350 HICANNs
- basic functionality test in preparation
- development of low level control software

<sup>a</sup>High Input Count Analog Neural Network

Feature request

## Status - pyNN.hardware.stage2

### first use case: FACETS Demonstrator

- an emulation of the real hardware system
- low-level software connecting the hardware system and the existing simulation software stack is still missing
- procedural PyNN-API supported, except for
  - record\_gsyn, \*\_gsyn hardware constraint, g<sub>syn</sub> not observable
  - record\_v hardware solution unknown (ADCs?) so far, recording via oscilloscope possible
- basic translation from object-oriented API to low-level API working



Status – PyNN on Stage 2	Software layers ○●○○○○○○○○○	Feature request	Open issues 0
Setup – Graph Model			

# Bio model



Figure by TUD

	Status – PyNN on Stage 2	Software layers	Feature request	Open issues
<b>0000</b> 00000000 00 0		00000000000	00	0

Setup – Graph Model

### Hardware model



Figure by TUD

15 / 28

Status –	PyNN	on Stage 2
----------	------	------------

Software layers	Feature request
00000000000	00

Setup - Graph Model

### Mapping between models



Open issues

Status – PyNN on Stage 2	Software layers ○○○●○○○○○○○	Feature request	Open issues 0
Setup – Routing			
Routing			

- $\blacksquare$  64 horizontal busses per HICANN row  $\Rightarrow$  approx.  $1\,\mathrm{k}$  per wafer
- $\blacksquare$  256 vertical busses per HICANN column  $\Rightarrow$  approx. 9 k per wafer
- sparse switch matrices connect vertical, horizontal busses & HICANNscomplex routing



Software layers

Feature request

Open issues

#### Testing

## A test of the placing and mapping steps



- dummy network example
- populations connected in a ring structure (e.g. synfire chain)

Software	layers
0000000	000000

Feature request

#### Testing

## Routing after random placing



Feature request

#### Testing

# intelligent mapping before routing

### NForceCluster Algorithm

- clusters neurons according to similarity criterions
- e.g. identical input sources



Figure by TUD

Eric Müller

FACETS CodeJAM #3 - pyNN.hardware.stageX

2009-10-09 21 / 28

#### Testing

# routing after intelligent placing - NForceCluster Algorithm



Status – PyNN on Stage 2	Software layers	Feature request	Open issues
	00000000000000	00	0
-			

#### Testing

## Pre- & postmap analysis

- debugging mapping and routing
- measure for mapping quality
- create representation of bio model in a flat format (PyNN script, procedural API, every connection, every parameter in a single row)
- In the second second
- 3 create representation of the mapped hardware model
- 4 differences between scripts due to
  - neuron loss, synaptic loss (limited bandwidth and routing resources)
  - parameter distortion (limited parameter range, flexibility, delays)



Software layers

Feature request

#### Runtime control - event flow



Status – PyNN on Stage 2	Software layers ○○○○○○○○○○	Feature request	Open issues o
Runtime control – event flow			

• after setup, the *Configurator* controls event flow

- input- and output spikes
- runtime chip control (recording, read-out of parameters, setting parameters)

Incremental configuration in PyNN

# Incremental configuration in PyNN

- main problem: clustering of parameter space takes a lot of time
- placing and routing steps are slow  $(1 \min 1 h, \text{ depends on model})$
- $\blacksquare$  but parameter changes can be typically done at zero cost  $\Rightarrow$  parameter sweeps still possible
- some topological changes do not require rerunning the mapping steps
- we will need support for incremental configuration: in our interface: setup(), connect(), run(), reconnect(), run(), ...
- PyNN support for disconnect(), setting and resetting parameters of high-level objects?

Backend-specific pre-processing of data

# Backend-specific pre-processing of data

- multi-wafer systems will generate too many spikes to analyze (or store) in real-time
- even a single wafer can't be fully recorded
  - on-wafer bandwidth is in the range of several TB/s
  - off-wafer (FPGA) bandwidth:  $\sim$  50 GB/s
  - host-FPGA bandwidth: 2GB/s
- reduce data rates FPGA can do a lot of preprocessing
- statistical and averaged measures evaluated online
  - avg. firing rates, isi, measures for synchrony, irreg., etc.
  - low-pass filtering of analog (e.g. sub-threshhold membrane trace) data, avg. weight over time

Status – PyNN on Stage 2	Software layers	Feature request	Open issues ●
pvNN.hardware.stage2 - Open issues			

Conclusion: Open issues

- hardware specific unit tests
- fragile make flow needs to be replaced by a better build system
  - we have to link to the GraphModel:

C++ and dependencies on other libraries

- create dummy PyNN module for virtual hardware (using the FACETS Demonstrator simulation code)
- lots of control software missing
- waiting for the real wafer system